

#5 (NE)  
SubSpec  
SDavis  
3/20/03  
OKto  
enter  
L

- 1 -

## TITLE

"METHOD FOR PRODUCING INTEGRATED  
SEMICONDUCTOR COMPONENTS"

## BACKGROUND OF THE INVENTION

5 The present invention is directed to a method for producing an integrated semiconductor component. In particular, the present invention is directed to a method for producing either an integrated DRAM, an embedded DRAM or, respectively, an embedded SRAM semiconductor component.

10 The goal of many developments in microelectronics is to constantly lower the costs to be expended for the realization of a specific electronic function and, thus, to constantly increase the productivity. The guarantee for increasing productivity in recent years was and is, thereby, the constant structural miniaturization of the semiconductor components. In particular, field effect transistors are being constantly miniaturized and arranged in integrated circuits having the highest packing density.

15 In order to carry out their function, field effect transistors must be connected to other field effect transistors and to the outside world. To that end, contacts to the diffusion regions of the transistors must be produced. In methods for manufacturing logic circuits, for example, via holes to the diffusion regions of the transistors are produced by a photo technique and an etching. Since this formation of the via holes  
20 is usually not implemented to be self-aligned, an adequately large safety margin between the gate track and the via hole must be provided and this margin, of course, has a negative influence on the integration density.

In methods for producing DRAM semiconductor components, self-aligned contacts are usually produced. Via holes are thereby usually etched in a BPSG layer

SUBSTITUTE SPECIFICATION

200270 048207

deposited between the gate paths. Subsequently, these via holes are filled with a conductive material, so that a conductive connection is created.

5 The production of these via holes, however, becomes more and more difficult with ongoing structural miniaturization. In modern field effect transistors, a number of spacers are produced at or on the sidewalls of the gate webs, and these spacers, in interaction with suitable dopant implantations, see to it that the dopant profiles suitable for the respective purpose can be produced in the source/drain regions. Due to the spacers arranged between the gate paths and the demand that the via hole should be arranged between the spacers insofar as possible, the distance  
10 between the gate paths or, respectively, the diffusion region that serves the purpose of contacting must be selected adequately large, and this has a negative influence on the integration density that can be achieved.

15 When etching the via holes, the gate paths dare not be damaged, since a short would otherwise arise between the diffusion contact and the gate. Since, despite all efforts, one cannot prevent the gate paths from being attacked when etching the via holes, a thick protective layer, which was referred to as a "cap", is usually arranged on the gate paths, and this is intended to prevent a short between contact and gate. The relatively great thickness of this protective layer, however, deteriorates the quality of the gate paths and usually prevents a silicidization of the  
20 gate paths as well as the subsequent doping of the polysilicon of the gate paths (dual work function gate).

25 Due to the tight conditions between the gate paths, it is necessary that the insulation layer be subjected to a temperature treatment at relatively high temperatures in order to achieve a flowing of the insulation layer. Nonetheless, holes, what are referred to as voids, can occur between the gate paths during the deposition of the insulation layer. When the via holes are then formed, it can occur

SUBSTITUTE SPECIFICATION

that two via holes are connected to one another via a void. In the subsequent filling of the via holes with a conductive material, the voids are usually also filled, so that a short between two contacts can arise which possibly leads to the outage of the entire circuit.

5

## SUMMARY OF THE INVENTION

It is therefore the object of the present invention to offer a method for producing an integrated semiconductor component that minimizes or, respectively, entirely avoids these problems.

10 Inventively, a method for producing an integrated semiconductor component is offered that comprises the following steps:

preparing a semiconductor substrate having at least one first region and at least one second region;

producing gate paths in the first and the second regions of the semiconductor substrate;

15 producing source/drain regions neighboring the gate paths and at least two spacers at the gate paths in the first region of the semiconductor substrate;

producing source/drain regions neighboring the gate paths in the second region of the semiconductor substrate; and

20 forming contacts to predetermined source/drain regions before all spacers have been produced in the first region of the semiconductor substrate.

Inventively, a method for producing an integrated semiconductor component is also offered and has the following steps:

SUBSTITUTE SPECIFICATION

preparing a semiconductor substrate having at least one first region and at least one second region;

producing gate paths in the first and the second regions of the semiconductor substrate;

5 producing source/drain regions neighboring the gate paths as well as at least two spaces at the gate paths in the first region of the semiconductor substrate;

producing source/drain regions neighboring the gate paths in the second region of the semiconductor substrate; and

10 preparing contacts to predetermined source/drain regions before all spacers in the first region of the semiconductor substrate have been produced.

The inventive methods have the advantage that integration density in the second region of the semiconductor substrate can be noticeably increased. As a  
15 result of the feature that the formation of the contacts to the source/drain regions is undertaken or, respectively, readied in the second region of the semiconductor substrate at a time at which all spacers have not yet been produced, no unnecessary spacer production occurs in the second region, and this results in saving the chip area. The saved area can, for example, be used in order to arrange the gate paths closer  
20 together in the second region. The spacers can thereby be employed as an aid for setting the desired dopant profiles and/or as lateral insulation of the gate paths.

In addition, the inventive methods can be integrated without difficulty in a process sequence that already exists for producing a semiconductor component. In particular, the process steps for the manufacture of a very fast logic circuits can be  
25 retained nearly unmodified. Problems which occurred with traditional methods due to the occurrence of voids between the transistors can be either clearly reduced or

SUBSTITUTE SPECIFICATION

entirely avoided given the inventive methods. Due to the early formation or, respectively, preparation of the contacts, high aspect ratios can be avoided and, as a result, the processes can be implemented more stably overall. The contacts can thereby also be already formed or, respectively, prepared at a time at which the source/drain regions have not yet been formed.

According to a preferred embodiment, landing pads are formed in the second region of the semiconductor substrate for preparing the contacts to predetermined source/drain regions. Doped polysilicon is preferably employed for forming the landing pads or, respectively, the contacts themselves.

According to another preferred embodiment, sacrificial contacts are formed in the second region of the semiconductor substrate for preparing the contacts to predetermined source/drain regions. The sacrificial contacts likewise prevent the production of unnecessary spacers on the gate paths in the second region of the semiconductor substrate. They are removed only when the actual contacts to the source/drain regions are formed.

According to a preferred embodiment, the spacers are formed of silicon oxide, silicon nitride or oxynitride. To that end, a silicon oxide layer, silicon nitride layer or oxynitride layer is deposited over the gate paths and etched back with an anisotropic etching, so that parts of these layers remain at the sidewalls of the gate paths. By employing these spacers, the dopings of the source/drain region can be set very precisely to correspond to the respective demands.

According to another preferred embodiment, the gate paths are formed in a polysilicon layer and a protective layer, particularly a silicon nitride layer, silicon oxide layer or oxynitride layer is produced and these layers are structured in common to form gate paths. It is thereby particularly preferred when the protective layer is produced with a thickness so that the protective layer comprises a thickness less than

SUBSTITUTE SPECIFICATION

100 nm, preferably in a range between 40 and 60 nm, after the gate structuring. This protective layer is frequently referred to as a "cap" and, in traditional processes, serves among other things as a hard mask for gate structuring and for protecting the gate paths during an etching process for producing the via holes. In the prior art, a  
5 dry-etching process that etches oxide selectively relative to the cap material must be utilized for this purpose. Since the structure to be etched exhibits a high aspect ratio in the prior art, the selectivity of the etching process is not very high, and a relatively thick "cap" must be employed in order to avoid a short between the gate path and the contact.

10 Since the formation of the contact is already undertaken or, respectively, prepared at a very early stage in the inventive methods, the "cap" now serves only for insulating the gate path from the contact and can therefore be selected relatively thin. Accordingly, the "cap" can be completely removed from the gate paths in the first region in later process steps, for example when etching a nitride spacer, and without  
15 additional process steps, this opens up the possibility of doping various gate paths with different dopants and thus constructing what are referred to as dual work function gates. In addition, the gate paths can be silicided in this way and, as a result of the silicidation, the resistance of the gate paths is clearly reduced.

20 It is also preferred when the gate paths in the first region of the semiconductor substrate are doped with dopants having different conductivity types. As a result of what is referred to as these dual work function gates, extremely high-performance logic circuits can be constructed. In this way, the supply voltage can also be reduced without incurring any losses in the switching speed.

25 For reducing the resistances of the gate paths, it is preferred when silicide layers are produced on the gate paths in the first region of the semiconductor

substrate. In particular, it is preferred when  $\text{CoSi}_2$ ,  $\text{TaSi}_2$ ,  $\text{TiSi}_2$  or  $\text{WSi}_x$  is employed as silicide layers, and these silicide layers are produced by a salicide method.

The invention is explained in greater detail below with reference to the drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Figs. 1-8 are cross-sectional views illustrating various steps of a method according to a first exemplary embodiment of the present invention;

Figs. 9-12 are cross-sectional views illustrating various steps of a method according to a second exemplary embodiment of the present invention; and

Figs. 13-18 are cross-sectional views illustrating various steps of a method according to a third exemplary embodiment of the present invention.

#### DESCRIPTION OF THE PREFERRED EMBODIMENT

Figures 1 through 8 show a method according to a first exemplary embodiment of the present invention. A thin silicon oxide layer was produced on a silicon substrate 1. This silicon oxide layer, that is not shown in Fig. 1, serves as a gate oxide during the further course of the method. Dependent on the application, silicon oxide layers of different thicknesses are employed in different regions of the silicon substrate. A polysilicon layer 2 is arranged on the silicon oxide layer. In this embodiment of the present invention, the polysilicon layer 2 was deposited as an undoped polysilicon layer and is subsequently doped with the assistance of a photo technique. A silicon nitride layer 3 is arranged above the polysilicon layer 2. The thickness of the silicon nitride layer 3 amounts to approximately 50 nm after the gate structuring. During the further course of the method, this layer serves as what is referred to as a "cap nitride".

SUBSTITUTE SPECIFICATION

Before producing the silicon oxide layer, a n-well 4 or, respectively, p-wells 5, 6 were produced in the silicon substrate. The individual wells are separated from one another by isolations 7. In the present example, these isolations 7 are fashioned as what are referred to as shallow trench isolations. The first region 8 of the silicon substrate 1 is arranged at the left side of Fig. 1. In this first region 8, the transistors from which the logic circuit is constructed are produced later. The second region 9 of the silicon substrate 1 is arranged at the right side of Fig. 1. In this second region 9, the transistors that serve as selection transistors in the memory cells are produced later. The structure produced by these steps is shown in Fig. 1.

Subsequently, the silicon nitride layer 3 and the polysilicon layer 2 are structured by a photo technique to form gate paths or tracks 10 in the first region 8 and gate paths 10' in the second region 9 (see Fig. 2). A re-oxidation of the gate oxide occurs in order to eliminate possible defects that occurred in the etching of the silicon nitride layer 3 and of the polysilicon layer 2. Phosphorous is now implanted into the silicon substrate with a photo technique for producing what are referred to as the source/drain regions 11 of the n-channel transistors. After this implantation, another silicon nitride layer is deposited and is structured with an anisotropic etching. First insulating spacers, what are referred to as spacers 12, are formed on the sidewalls of the gate paths 10 and 10' as a result of this etching. After producing the spacers 12, boron is implanted in the silicon substrate with a photo technique, so that the p-channel transistors can also be produced. Subsequently, a still further silicon nitride layer 13 is deposited. The structure formed by these steps is shown in Fig. 2.

The transistors that are produced in the second region 9 of the silicon substrate 1 serve as selection transistors in the memory cells. The capacitors of the memory cells, which are formed as trench capacitors in the present example, are not shown in the Figures for reasons of clarity. A high integration density arises



particularly in the second region 9 of the silicon substrate 1. In order to be able to achieve this high integration density, a resist mask 15 is produced that is opened at the locations at which the source/drain terminals, i.e. the terminals for the bit lines and the selection transistors, are later produced. The silicon nitride layer 13 in the opening 14 of the mask 15 is removed with an anisotropic etching, so that the source/drain regions 11 of the selection transistors are uncovered. The first region 8 of the silicon substrate 1 is protected by the resist mask 15 and thus experiences no modification (see Fig. 3). Subsequently, the resist mask 15 is removed and a further or additional polysilicon layer 16 is deposited (see Fig. 4). This polysilicon layer 16 is a doped polysilicon layer.

The polysilicon layer 16 is now structured with the assistance of a further or additional photo technique. The polysilicon layer 16 is completely removed from the first region 8 of the silicon substrate 1. The remaining part of the polysilicon layer 16 forms what is referred to as a "landing pad" 17 in the second region 9 of the silicon substrate, as shown in Fig. 5.

Subsequently, a still further silicon oxide layer is deposited. This silicon oxide layer is structured by a further anisotropic etching, so that a further spacer 18, which includes part of the silicon nitride layer 13 and the still further silicon oxide layer, arises on spacers 12 on the sidewalls of the gate paths 10 in the first region 8 of the silicon substrate. As a result of the sequence of these spacers 12 and 18 on the sidewalls of the gate paths 10 in the first region 8 of the silicon substrate and a suitably selected dopant implantations, the source/drain regions 11 of the transistors in the first region 8 can be set so that transistors having extremely short switching times can be produced. Accordingly, extremely high-performance logic circuits can be constructed. Due to the polysilicon layer 16, no deposition of the silicon oxide layer between the gate paths 10' of the selection transistors occurs in the second

SUBSTITUTE SPECIFICATION

region 9 of the silicon substrate. Accordingly, silicon oxide spacers 18 are also not produced between the gate paths 10' of the selection transistors. The area that is thereby saved between the gate paths 10' of the selection transistors can be used in order to arrange the gate paths correspondingly closer together, as a result whereof the integration density in the memory cell field is increased.

The remaining part of the silicon nitride layer 3 on the gate paths 10 in the first region 8 of the silicon substrate is removed with a further etching. This is possible because the silicon nitride layer 3 exhibits an extremely slight thickness in comparison to traditional methods. As a result of the removal of the silicon nitride layer 3, the gate paths 10 can now be doped in the desired type and fashion. A different doping of the various gate paths 10 is also possible in a simple way (dual work function gates). In this way, extremely fast logic circuits can be produced. The structure formed by these steps is shown in Fig. 6.

Subsequently, a silicide-forming metal, for example tantalum, titanium, tungsten or cobalt, is sputtered on. A silicide reaction occurs on the uncovered silicon regions as a result of a thermal treatment, namely the gate paths in the first region as well as the uncovered source/drain regions, whereas the silicide-forming metal is preserved essentially unmodified in the other regions and can thereby be removed in turn in a simple way. The results are selective and self-aligned silicide layers 19 (see Fig. 7) on the gate paths 10 in the first region 8 and the uncovered source/drain regions 11 ("salicide method"). The resistance of the gate paths 10 is clearly reduced by the silicide layers 19, and this has a positive influence on the performance capability of the logic circuit. In addition, the silicidation of the source/drain regions 11 clearly lowers the contact resistance, and this likewise has a positive influence on the performance capability of the logic circuit.

Subsequently, a thin silicon nitride layer is deposited, and this layer serves as barrier. For reasons of clarity, this thin silicon nitride layer is not shown. This is followed by the deposition of borophosphosilicate glass or BPSG layer 20 that is planarized by a chemical mechanical planarization or CMP step. A thermal treatment is implemented before the CMP step, so that the BPSG layer 20 can fill out the interspaces between the transistors as well as possible. The structure produced by these steps is shown in Fig. 7.

Via holes 21 are now produced in the BPSG layer 20 with a further photo technique, as shown in Fig. 8. These via holes 21 lead both to the silicon substrate 1 as well as to the gate paths 10. In the second region 9 of the silicon substrate, the via hole is conducted to the polysilicon layer 16 that serves as landing pad 17. After deposition of what is referred to as a liner (not shown), the via holes are filled with tungsten, and a CMP step is implemented in order to remove tungsten from the substrate surface outside the via holes.

For a complete production of the integrated circuit, the metalization as well as the passivation are subsequently constructed with a number of known steps. The inventive method has the advantage that the integration density in the second region of the semiconductor substrate can be clearly increased. Over and above this, the properties of the transistors in the first region of the semiconductor substrate can be clearly improved with little added outlay (silicidation, dual work function gates). The present invention, for example, therefore enables the cost-beneficial manufacture of what are referred to as embedded DRAM products.

Figs. 9 through 12 show a method according to a second exemplary embodiment of the present invention. The first steps of this method thereby agree with the steps shown in Figs. 1 through 4 and shall therefore not be repeated here.

In contrast to the first exemplary embodiment of the present invention, a relatively thick polysilicon layer is deposited. The polysilicon layer is structured with the assistance of a further photo technique. The polysilicon layer is thereby again completely removed from the first region 8 of the silicon substrate. The remaining  
5 part of the polysilicon layer forms the complete contact 24 in the second region 9 of the silicon substrate, as shown in Fig. 9.

A further silicon oxide layer is subsequently deposited. This silicon oxide layer is structured by a further anisotropic etching so that a further spacer 18, which comprises part of the silicon nitride layer 13 and the silicon oxide layer, is formed on  
10 the spaces 12 on the sidewalls of the gate paths 10 in the first region 8 of the silicon substrate. Due to the contact 24, no deposition of the silicon oxide layer occurs in the second region 9 of the silicon substrate between the gate paths 10' of the selection transistors. Accordingly, silicon oxide spacers 18 are also not produced between the gate paths 10' of the selection transistors. The area, that is thereby saved between the  
15 gate paths 10' of the selection transistors, can be utilized in order to arrange the gate paths 10' correspondingly closer together, as a result whereof the integration density in the memory cell field is increased.

The remaining parts of the silicon nitride layer 3 on the gate paths 10 in the first region 8 as well as partly on the paths 10' in the second region 9 of the silicon  
20 substrate are removed with a further etching. This is possible because the silicon nitride layer 3 exhibits a very slight thickness compared to traditional methods. As a result of the removal of the silicon nitride layer 3, the gate paths 10 and 10' can now be doped in the desired way and fashion. A different doping of the various gate paths 10 and 10' is also possible in a simple way (dual work function gates). Very fast  
25 logic circuits can be produced in this way. The structure formed by these steps is shown in Fig. 10.

Subsequently, a silicide forming metal, for example tantalum, titanium, tungsten or cobalt is sputtered on (see Fig. 11). As a result of a thermal treatment, a silicide reaction occurs on the uncovered silicon regions, namely the gate paths 10 and 10' as well as the uncovered source/drain regions 11, whereas the silicide-forming metal remains essentially unmodified in the other regions and can therefore be simply removed in turn. The result are selective and self-aligned silicide layers 19 on the gate paths 10 and 10' and the uncovered source/drain regions 11 ("salicide method"). As a result of the silicide layers 19, the resistance of the gate paths 10 and 10' is clearly reduced, and this has a positive effect on the performance capability of the logic circuit as well as of the word lines in the cell field. In addition, the contact resistance is clearly reduced due to the silicidation of the source/drain regions 11, and this likewise has a positive influence on the performance capability of the logic circuit.

Subsequently, a thin silicon nitride layer is deposited, and this serves as barrier. For reasons of clarity, this thin silicon nitride layer is not shown. This is followed by the deposition of a BPSG layer 20 (see Fig. 11) that is subjected to a thermal treatment so that the BPSG layer 20 can fill out the interspaces between the transistors as well as possible. Subsequently, the BPSG layer 20 is planarized with a CMP step. The CMP step is implemented so that the contact 24 is uncovered. Only the first metallization layer therefore need be deposited in order to produce a conductive connection to the source/drain regions of the selection transistors in the memory cell field. This structure is shown in Fig. 11.

Via holes 21 are now produced in the BPSG layer 20 with a further or additional photo technique. These via holes 21 lead both to the silicon substrate of the remaining transistors as well as to the gate paths 10. After deposition of what is referred to as a liner (not shown), the via holes are filled with tungsten and a CMP

step is implemented in order to remove tungsten from the substrate surface outside the via holes 21. The structure which is produced by these steps is shown in Fig. 12.

For complete manufacture of the integrated circuit, the metallization as well as the passivation are built up again with a number of known steps. This inventive method also has the advantage that the integration density in the second region of the semiconductor substrate can be clearly increased. Over and above this, the properties of the transistors in the first region 8 of the semiconductor substrate can be clearly improved with a slight added outlay (silicidation, dual work function gates).

Figures 13 through 18 show a method according to a third exemplary embodiment of the present invention. In contrast to the first exemplary embodiment of the present invention, however, the polysilicon layer does not serve as a landing pad but what is referred to as a sacrificial contact.

A thin silicon oxide layer is produced on a silicon substrate 1. This silicon oxide layer, which is not shown in Figure 13, serves as gate oxide during the further course of the method. A polysilicon layer 2 is arranged on the silicon oxide layer. In this embodiment of the present invention, the polysilicon layer 2 was deposited as an undoped polysilicon layer and is subsequently doped with the assistance of a photo technique. A silicon nitride layer 3 is arranged over the polysilicon layer 2. The thickness of the silicon nitride layer 3 amounts to approximately 50 nm.

Before producing the silicon oxide layer, an n-well 4 or, respectively, p-wells 5, 6 are produced in the silicon substrate. The individual wells are thereby separated from one another by isolations 7. These isolations 7 are formed as what are referred to as shallow trench isolations in the present example. The silicon substrate is again divided into a first region 8 and into a second region 9, as shown in Fig. 13.

SUBSTITUTE SPECIFICATION

Subsequently, the silicon nitride layer 3 and the polysilicon layer 2 are structured with a photo technique to form gate paths 10 in the first region 8 and gate paths 10' in the second region 9. A re-oxidation of the gate oxide follows in order to eliminate possible defects that occurred in the etching of the silicon nitride layer 3 and of the polysilicon layer 2. Phosphorous is now implanted in the silicon substrate with a photo technique in order to produce what are referred to as source/drain regions 11 of the n-channel transistors. A further silicon nitride layer is deposited after this implantation and is structured with an anisotropic etching. First insulating spacers 12 are formed on the sidewalls of the gate paths 10 as a result of this etching. After producing the spacers 12, boron is implanted into the silicon substrate with a photo technique, so that the p-channel transistors can also be produced. Subsequently, a further silicon nitride layer 13 is deposited. The structure which is formed by these steps is shown in Figure 14.

A further polysilicon layer 16 is subsequently deposited, as shown in Fig. 15. This polysilicon layer 16 is an undoped polysilicon layer that later forms the sacrificial contact.

The polysilicon layer 16 is now structured with the assistance of a further photo technique. The polysilicon layer 16 is thereby completely removed from the first region 8 of the silicon substrate 1. The remaining part of the polysilicon layer 16 forms the sacrificial contact 25 in the second region 9 of the silicon substrate, as shown in Fig. 16.

A further silicon oxide layer is subsequently deposited. This silicon oxide layer is structured with a further anisotropic etching so that further spacers 18, which are made up of part of the layer 13 and the silicon oxide layers are formed on the spacers 12 on the sidewalls of the gate paths 10 in the first region 8 of the silicon substrate. Due to the sequence of these spacers 12 and 18 on the sidewalls of the gate

paths 10 in the first region 8 of the silicon substrate and a suitably selected dopant implantations, the source/drain regions 11 of the transistors in the first region 8 can be set so that transistors having extremely short switching times can be produced. Accordingly, extremely high-performance logic circuits can be constructed. Due to the sacrificial contact 25, no deposition of the silicon oxide layer occurs between the gate paths 10' of the selection transistors in the second region 9 of the silicon substrate. Accordingly, silicon oxide spacers 18 are also not produced between the gate paths 10' of the selection transistors. The area between the gate paths 10' of the selection transistors that is saved can be used in order to arrange the gate paths correspondingly closer together, so that the integration density in the memory cell field is increased as a result thereof.

The remaining part of the silicon nitride layer 3 on the gate paths 10 in the first region 8 of the silicon substrate is also removed with a further etching. This is possible because the silicon nitride layer 3 exhibits an extremely slight thickness compared to traditional methods. The gate paths 10 can now be doped in the desired way and fashion as a result of the removal of the silicon nitride layer 3. Subsequently, a silicide-forming metal, for example tantalum, titanium, tungsten or cobalt, is sputtered on. As a result of a thermal treatment, a silicide reaction occurs on the uncovered silicon regions, namely the gate paths 10 in the first region 8 as well as the uncovered source/drain regions 11, whereas the silicide-forming metal remains essentially unmodified in the other regions and can thereby be removed in turn in a simple way. The result are selective and self-aligned silicide layers 19 on the gate paths 10 in the first region and the uncovered source/drain regions 11 ("salicide method").

The deposition of a BPSG layer 20 follows and is planarized with a CMP step. A thermal treatment is implemented before the CMP step so that the BPSG



layer 20 can fill up the interspaces between the transistors as well as possible. The structure which is formed by these steps is shown in Fig. 17.

Via holes 21 are now produced in the BPSG layer 20 with a further photo technique. These via holes 21 lead both to the silicon substrate as well as to the gate paths 10 in the first region 8. The via hole is conducted to the sacrificial contact 25 in the second region 9 of the silicon substrate. A part of the sacrificial contact 25 and the silicon nitride layer 13 that still remains is removed with a dry-chemical or wet-chemical etching, so that there is now a space for the actual contact. This etching of the sacrificial contact 25 can be implemented with high selectivity relative to the surrounding material.

A deposition of what is referred to as a liner (not shown) and the deposition of a tungsten layer that serves the purpose of filling up the via holes 21 again occurs. In a further CMP step, the tungsten that is located outside the via holes is removed from the substrate surface. The structure which is formed by these steps is shown in Figure 18.

Due to the employment of the sacrificial contact 25, masking and etching steps can be eliminated compared to the first embodiment because the silicon nitride 13 need not be removed between selection transistors in the second region 9.

WE CLAIM:

2020-02-04

SUBSTITUTE SPECIFICATION